Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
811	Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn Prof. Dr.-Ing. Dr. h. c. mult. P. J. Kühn International Symposium on Memory Management June 10–11, 2006 Ottawa, Canada Add to Reading List Source URL: www.cs.technion.ac.il Language: English - Date: 2010-02-20 10:44:16 Computing Pointer Garbage collection Classic RISC pipeline Microarchitecture Processor register CPU cache Instruction set Memory barrier Computer hardware Computer architecture Central processing unit
812	BEFORE MEMORY WAS VIRTUAL Peter J. Denning George Mason University DRAFT[removed] --------------------------------------------© Copyright 1996 by Peter J. Denning. You may Add to Reading List Source URL: www.conceptsinc.s5.com Language: English - Date: 2004-08-12 05:06:21 Computer hardware Computer architecture Paging Working set Thrashing Page fault Memory address Overlay Demand paging Virtual memory Computer memory Computing
813	Security: Architecture of Control Layers SmartMachine Security Instances Persistence Isolated Memory, Storage, and Network enforced at the virtualization level. Root access gives you Add to Reading List Source URL: www.fengqi.asia Language: English - Date: 2014-01-15 09:45:37 Virtualization Network switch Computing Network virtualization Local area networks Ethernet Virtual LAN
814	Microsoft Word - Helgason-AGI2012-Final.doc Add to Reading List Source URL: agi-conference.org Language: English - Date: 2012-12-09 07:15:21 Mind Cognitive science Attention-deficit hyperactivity disorder Cognitive architecture Computational neuroscience LIDA Working memory Attention Strong AI Neuroscience Artificial intelligence Science
815	Using Software Logging to Support Multi-Version Buffering in Thread-Level Speculation ˜ ´ Garzar´an, Milos Prvulovic, V´ıctor Vinals Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2003-09-29 23:57:21 Central processing unit Computer memory CPU cache Cache Parallel computing Hazard Superscalar Stack Computing Computer hardware Computer architecture
816	IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING (TDSC) 1 Using Register Lifetime Predictions to Protect Register Files Against Soft Errors Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2008-08-29 19:16:16 Central processing unit Computer memory Register renaming CPU cache Register file Branch predictor Parity bit Processor register 64-bit Computer architecture Computer hardware Computing
817	CAVA: Using Checkpoint-Assisted Value Prediction to Hide L2 Misses LUIS CEZE, KARIN STRAUSS, JAMES TUCK, and JOSEP TORRELLAS University of Illinois at Urbana–Champaign and JOSE RENAU Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2010-12-27 00:10:17 Central processing unit Computer memory Runahead Cache CPU cache Branch predictor Microarchitecture Memory hierarchy Speculative execution Computer architecture Computer hardware Computer engineering
818	An I/O Architecture for Microkernel-Based Operating Systems Hermann H¨artig Jork L¨oser Martin Pohlack Frank Mehnert Lars Reuther Alexander Warg Add to Reading List Source URL: os.inf.tu-dresden.de Language: English - Date: 2003-08-13 07:25:54 Computing platforms Monolithic kernels Microkernel Kernel Architecture of Windows NT Device driver Operating system Ring Memory-mapped I/O Computer architecture Computing System software
819	BulkSC: Bulk Enforcement of Sequential Consistency Add to Reading List Source URL: iacoma.cs.uiuc.edu Language: English - Date: 2007-04-07 18:09:31 Computer architecture Central processing unit CPU cache Cache Parallel computing C dynamic memory allocation Microarchitecture Advanced Micro Devices Transactional memory Computer hardware Computer memory Computing
820	I PowerPC™ Microprocessor Common Hardware Reference Platform: I/O Device Reference Add to Reading List Source URL: cdn.preterhuman.net Language: English - Date: 2013-01-26 02:33:53 Integrated circuits Computer storage Floppy disk controller Control register Industry Standard Architecture Interrupt Direct memory access Input/output base address Computer hardware Computer architecture Computing

UPDATE